

DISCIPLINE: Electrical & Electronics Engg.	SEMESTER: 3rd Semester	NAME OF THE TEACHING FACULTY: Ms. Deepika Sarkar Lecturer -II in ETC ENGG.
SUBJECT: Digital Electronics(Th3)	NO OF DAYS/PER WEEK CLASSES ALLOTTED:3	SEMESTER FROM DATE: 14.07.2025 TO DATE: 15.11.2025 NO OF WEEKS:15

Wee k	Class Day	THEORY Topics
1st		I. Logic Gates
	1st	Basic logic gates: OR, AND, and NOT ,Truth tables ,Logic symbols Logic voltage levels ,Logic circuit design examples
	2nd	Integrated Circuits NOR, NAND, Exclusive OR, and Exclusive NOR gates..
	3rd	NOR and NAND gates used as inverters.
2nd	1 st	Fan-in and fan-out ,Termination of unused inputs AND and OR gates constructed from NAND and NOR gates
		II. Boolean Algebra
	2 ND	Boolean operations (OR, AND, NOT), Representation of logic circuits by Boolean expressions.
	3 RD	Laws of Boolean algebra: Double inversion: $A''=A$ OR identities: $A+0 = A$, $A+1=1$, $A+A=A$, $A+A'=1$ AND identities: $A.0=0$, $A.1=A$, $A.A=A$, $A.A'=0$,Cumulative laws: $A+B=B+A$, $A.B=B.A$,Associative laws: $(A+B)+C=A+(B+C)$, $(A.B).C=A.(B.C)$,Distributive laws: $A+(B.C)=(A+B).(A+C)$, $A.(B+C)=A.B+A.C$
3rd	1st	DeMorgan's theorems : $(A+B+C+...)'=A'.B'.C'...$, $(A.B.C...)'=A'+B'+C'$, Applications to logic circuit simplifications and design
	2nd	Equivalent logic gates, NAND and NOR implementations of logic circuits. Standard forms of Boolean expressions ,
	3rd	Sum-of-products (SOP) ,Product-of-sums (POS) ,Karnaugh mapping.
		III. Combinational Logic Circuits
4 th	1 ST	Half adder ,Full adder ,Half Subtractor , Full Subtractor,.
	2 ND	4 bit adder
	3 RD	Multiplexer (4:1) ,De- multiplexer (1:4)
5 th	1 ST	Decoder, Encoder
	2 ND	Digital comparator (3 Bit)
	3 RD	Seven segment Decoder
		IV Latches & Flip-Flops
6th	1 ST	Basic latches NOR latch ,NAND latch , Example uses of latches
	2 ND	Gated latches ,Gated S-R latch , Gated D-latch
	3 RD	Flip-flops: Master-slave and edge-triggered principles
7th	1 ST	S-R flip-flop
	2 ND	D-type flip-flop

	3 RD	J-K flip-flop , T-type flip-flop , Flip-flop timing diagrams
		V.Counters
8 th	1 ST	Circuit diagram and working principle of Binary counters
	2 ND	up-down counter (circuits, truth tables, and timing diagrams)
	3 RD	Asynchronous counters and ripple counter, Synchronous counters
9 th	1 ST	Decade counter
	2 ND	Module-n counter and its combinations , Divide-by-n counters obtained from truncated binary sequences
	3 RD	Synchronous counter design using D-type flip-flops
10 th	1 ST	Synchronous counter design using J-K flip-flops
		VI. Shift Registers
	2 ND	Circuit diagram, truth tables, and timing diagrams of Shift Registers
	3 RD	Serial input shift register
11 th	1 ST	Serial/parallel load shift register
	2 ND	Shift register counters. Ring counter
	3 RD	Self-starting ring counter , Johnson counter
		VII.Semiconductor Memories
12 th	1 ST	Define the terms ROM, RAM, PROM, EPROM
	2 ND	Draw a typical memory cell
	3 RD	Design a small diode matrix ROM to serve as a code converter.
	1 ST	Design and draw the logic diagram of a specified size memory system
	2 ND	Operating principle of dynamic memory
	3 RD	Advantages and disadvantages of dynamic memory vs. static memory
14 th	1st	Difference between dynamic memory vs. static memory
		VIII. Sequential Circuit Design
	2 nd	Combinational vs. Sequential circuits
	3 rd	Adder, Subtractor, decoder, multiplexer, de-multiplexer, and comparator
15 th	1 ST	Adder, Subtractor, decoder, multiplexer, de-multiplexer, and comparator
	2 ND	Finite state machines- Concept only
	3 RD	Doubt clearing class

Osankar
Lecturer 14.07.25

Osankar
HOD 14.07.25

Osankar
Principal 14/7/25

