

DISCIPLINE: Electrical & Electronics Engg.	SEMESTER: 4 th Semester	NAME OF THE TEACHING FACULTY: Ms. Deepika Sarkar Lecturer -II in ETC ENGG.
SUBJECT: MICROPROCESSOR AND MICROCONTROLLER (TH-03)	NO OF DAYS/PER WEEK CLASSES ALLOTTED: 3	SEMESTER FROM DATE: 22.12.2025 TO DATE: 18.04.2026 NO OF WEEKS:15

Week	Class Day	Topics
		1. Digital Fundamentals
1 st	1st	Number Systems – Decimal, Binary, Octal
	2nd	Hexadecimal, 1's and 2's complements
	3rd	Codes – Binary, BCD, Excess-3, Gray, Alphanumeric codes.
2 nd	1 ST	Boolean theorems, Logic gates and truth tables, Universal gates
	2 ND	Sum of products and product of sums, Minterms and Maxterms.
	3 RD	Karnaugh map Minimization and Quine-McCluskey method of minimization.
3 rd	1st	ASSIGNMENT
	2nd	CLASS TEST
	3rd	2. Combinational & Synchronous Sequential Circuits Design of Half and Full Adders,
4 th	1st	Half and Full Subtractors ,
	2nd	Binary Parallel Adder -Multiplexer, Demultiplexers,
	3rd	ASSIGNMENT
5 th	1st	Decoders and Priority Encoder.
	2nd	Flip flops – SR, JK, T, D
	3rd	design of clocked sequential circuits
6 th	1 ST	Design of Counters- Shift registers, Universal Shift Register.
	2 ND	CLASS TEST
	3 RD	3. Asynchronous Sequential Circuits And Memory Devices Stable and Unstable states, output specifications,
7 th	1 ST	cycles and races, state reduction,
	2 ND	race free assignments, Hazards, Essential Hazards,
	3 RD	Pulse mode sequential circuits, Design of Hazard free circuits.
8 th	1 ST	Basic memory structure – ROM -PROM – EPROM – EEPROM –EAPROM, RAM
	2 ND	Static and dynamic RAM – Programmable Logic Devices
	3 RD	Programmable Logic Array (PLA) – Programmable Array Logic (PAL) – Field Programmable Gate Arrays (FPGA).
9 th	1st	ASSIGNMENT
	2nd	CLASS TEST
	3rd	4. 8085 Processor Hardware Architecture
10 th	1 ST	pin diagram
	2 ND	– Functional Building Blocks of Processor
	3 RD	Memory organization
11 th	1st	I/O ports and data transfer concepts
	2nd	Timing Diagram

12 th	3rd	Interrupts.
	1 ST	ASSIGNMENT
	2 ND	CLASS TEST
		5. Programming Processor
13 th	3 RD	Instruction – format and addressing modes
	1st	Assembly language format
	2nd	Data transfer,
	3rd	data manipulation & control instruction
14 th	1 ST	Programming: Loop structure with counting & Indexing
	2 ND	Look up table
	3 RD	Subroutine instructions – stack
15 th	1st	8255 architecture and operating modes
	2nd	ASSIGNMENT
	3rd	CLASS TEST

Darkar
Lecturer 22.12.25

Darkar
HOD 22.12.25

Darkar
Principal 22.12.25